A 5 bit sample-and-hold less pipelined ADC is presented for high speed and low power applications. The architecture is designed using 32nm CNFET model in Hspice and simulation is carried out at 10 GSPS sampling rate. From the simulation results, the SNDR is found out to be 32.89dB at Nyquist frequency and the ERBW is found to be 3GHz from 2 to 5GHz in which ENOB is guaranteed to be above 4.6. The average power consumed is 5.031mW for a supply voltage of 1.4V and FoM is 53.32fJ/step.
INTRODUCTION
Multi-Giga-samples per second Analog to Digital converters (ADCs) that could work at as low power as possible, preferably a few milliwatts, are a need of time as the next generations of communication systems continue to emerge. Medium resolution ADCs working at low power levels, particularly in the ISM band i.e. 2 to 5GHz range will serve as a boon from the applications perspective. There have been implementations of such multi-GSPS ADCs working around 5 to 10 GSPS range using the Complementary Metal Oxide Semiconductor technology with various architectures such as pipelined, time-interleaving, Successive Approximation Register (SAR) and flash with flash being the most popular choice of architecture [1] [2] [3] [4] [5] .
With the emergence of newer technologies such as Carbon Nanotube FETs [6] [7] which require 6 times less current and with gate capacitance which is about 1000 times less than their CMOS counterparts, an ADC built with CNFET is bound to be better in terms of speed and power both than that of CMOS. Attempts have been made to simulate a 3 bit ADC with CNFET [8] , but with the use of Flash architecture which has the well-known disadvantages of substantial area and power requirements as the resolution is increased. A pipelined architecture can overcome these disadvantages because the power and area requirements increase linearly with increase in resolution in case of pipelined architecture as opposed to the quadratic increase in power and area with increase in resolution in case of Flash [9] .
Hence, this work aims at designing and simulating in Hspice an ADC with 5 bit resolution, working at only a few milliwatts and at speed of 10GSPS, with CNFET model defined for 32nm in [6] [7] using a sample and hold less pipelined architecture. Although the designs of sub-circuits in the pipelined architecture may seem traditional, the use of CNFET for their implementation significantly makes them faster and more power efficient.
Section 2 describes the proposed one bit per stage pipelined architecture. Section 3 describes the developments of individual blocks in the one bit stage. Section 4 describes the adjustments done in the architecture and how the need for sample and hold has been eliminated. Section 5 gives the static and dynamic performance parameters of the ADC done with Hspice simulation. Concluding remarks along with comparison with state-of-the-art is given in section 6. The residue is calculated based on the decision of the comparator using following algorithm: 
DESIGN OF PIPELINED ARCHITECTURE
Vresidue = 2Vin if Vin < (Vmax/2) Vresidue = 2(Vin -(Vmax/2)) if Vin > (Vmax/2)(1)
SEL
The decision for the most significant bit (MSB) is given by the first stage and the significance of the bits decreases for each successive stage, the fifth stage giving the decision of the least significant bit (LSB).
Generally, two stages of pipelined ADC have a sample-andhold block in between for the independent working of the stages but if it is made sure that the settling time for sub-circuits in each individual stage very small then a sample-and-hold less approach can also be experimented with. Here such sample-and-hold less approach is attempted.
The Fig.2 shows the internal details of the One-bit-per stage block. The selector is a switch passes the appropriate residue to the next stage depending upon the comparator output. The decision bit i.e. the output of the comparator is sampled by using a flip/flop. The voltage amplifier then multiplies the selector output voltage by a factor of two to generate the residue for the next stage. The subsequent section describes how these individual blocks are developed at the circuit level using Carbon Nanotube FET.
DEVELOPMENT OF BLOCKS

FOLDED CASCODE OPERATIONAL AMPLIFIER
To have a comparator with a fast and accurate response, for accurate analog voltage subtraction and for linear voltage amplification, it seemed necessary to design an Operational Amplifier. The folded cascode topology seemed to be most attractive because it offers advantages such as self-compensation, good input common mode range, gain of two stage Op Amp and improved CMRR and PSRR over push-pull configuration. The Fig.3 shows the implementation of folded cascode Op Amp at the circuit level using CNFETs. The CNFET model used is described in [6] [7] which is compatible with Hspice. The threshold voltage Vth of the CNFET is related to the diameter of the nanotube by the following formula, 3 0.43 23
where, Vπ(3.033eV) is the carbon π-π bond energy in the tight bonding model and e is the unit electron charge (1.610 -19 C). The CNFET Hspice model allows the change in the diameter by varying the chirality parameters m, n according to the following formula,
where, ac-c = 2.49A 0 is lattice constant. The number of nanotubes in one CNFET can be increased to increase the current capacity of the CNFET. It is assumed that the technology supports usage of different diameters of nanotubes of CNFET so carbon nanotube diameter can be used as a design variable. Following design steps were followed while designing the OpAmp:  +Vsup and -Vsup is to be chosen such that +Vmaxout = 0.9V and Vminout = -0.9V. CNFETs in output stages drop 0.25V across them in saturation and hence +Vsup = 1.4V and -Vsup = -1.4V. Input stage differential amplifier bias transistor M1 must provide current that is less than one third of that of the output current mirror current. Hence it is chosen with Diameter 1.5nm and 2 tubes. The CNFETs used in the Op Amp circuit have the parameters given in Table. 1. The non-ideality parameters of the designed Op Amp are given in Table. 2 and the frequency response for various capacitive loads is given in Fig.4 . The Fig.8 shows the transient response of the subtractor for a 5GHz square wave with a 4ps rise time and 50% duty cycle and a 5GHz sine wave with a full scale amplitude. It can be seen that the settling time of the subtractor is 10ps for 5% of the final value. 
VOLTAGE AMPLIFIER OF GAIN TWO
The Fig.9 shows folded cascode amplifier used in negative feedback configuration to perform the voltage amplification of gain of two. The resistances are chosen such that output voltage and input voltage are related with following equation: Vout = 2Vinplus (6) The Fig.10 shows the transient response for the voltage amplifier for a full scale square wave of 5GHz frequency with 50% duty cycle and 4ps rise time and for a sine wave of 5GHz frequency and full scale amplitude. It can be seen that the 5% settling time for the amplifier is around 10ps. The selector circuit diagram is as shown in Fig.11 . Depending upon the voltage at the 'Sel' terminal, the signal input_1 or input_2 is chosen. The NCNFETs chosen are having nanotube diameter 1.5nm and 2 tubes each. A very negligible voltage appears across them so they work as ideal switches.
Table.4. Selector logic
Sel Ma Mb Vout
Low Off On VInput_1
High On Off VInput_2
The Inverter which is used in the selector is constructed with CNFETs of two nanotubes each of diameter 1.5nm and its circuit is shown in Fig.12 . 
POSITIVE EDGE TRIGGERED D FLIP/FLOP
The circuit diagram of positive edge triggered D flip/flop is shown in the Fig.13 [9] . The power, delay and PDP characteristics are given in Table. 5 for the clock rate of 10GHz. This flip/flop is to be used in reading the comparator output. 
DOUBLE EDGE TRIGGERED D FLIP/FLOP
The circuit diagram of D flip/flop triggering on both the rising and falling edge (DET flip/flip) of the clock is shown in the Fig.15  [10] . This flip/flop is used for reading comparator outputs at the LSB transitions which results in reduction of Differential Nonlinearity and Integral Non-linearity. The power, delay and PDP characteristics are given in Table. 6 for the clock rate of 10GHz. 
FIVE BIT ADC WITH ONE-BIT-PER-STAGE BLOCK
The Fig.16 shows the five bit ADC diagram with one-blockper-stage circuit for the stages.
 The range of analog input is selected to be 0.2V to 1.1V because the subtractor and the amplifier are most linear in this range. The first four stages are designed as shown in Fig.16.(a) with a DET flip/flop sensitive to the LSB transition sampling the decision of the comparator. The last stage which gives the decision of the LSB is built as shown in Fig.16(b) with the difference being no DET flip/flop present after comparator.
 Position of selector is shifted before the subtractor. Now subtractor output is: 
PERFORMANCE PARAMETERS
The static and dynamic performance of the ADC was analyzed with the help of Hspice simulations. The results are described in this section.
STATIC PERFORMANCE
To find the static performance parameters such as offset error, gain error, differential non-linearity (DNL) and integral nonlinearity (INL), the 5 bit ADC was given a slow varying ramp input covering the full analog input voltage range of 0.2V to 1.1V.
The offset error was found out to be 0.2V and it was duly corrected. The gain error found was very negligibly small. The DNL and INL were calculated after offset correction. The DNL lied within +0.5LSB to -0.5LSB and the INL is within +1LSB to -1LSB as shown in the 
DYNAMIC ANALYSIS
The 5 bit ADC was given sinusoidal input of frequency 2GHz (oversampling) to 5GHz (Nyquist frequency) with an interval of 0.25GHz and the transient simulation was carried out in Hspice. The digital data obtained from Hspice was read in MATLAB and given to an ideal DAC to obtain back the analog input. The output thus obtained by the ideal DAC was filtered with the pass-band of 2 to 5GHz and the Signal-to-Distortion Noise (SND) ratio and Spurious-Free Dynamic Range (SFDR) is obtained. SFDR is slightly on the lesser side i.e. above 11dBc because of the harmonics generated due to not using sample-and-hold between stages of the pipeline and the average SND is ~30dB. It is shown in Fig.18 .
Effective number of bits (ENOB) is calculated using formula:
This gives average ENOB as 4.69 in the 2 to 5GHz band.
AVERAGE POWER AND FIGURE OF MERIT
The average power consumed by the ADC is found to be 5.031mW. The Effective Resolution Bandwidth (ERBW) is 3GHz i.e. in the 2 to 5GHz band the ENOB is guaranteed to be above 4.6. The FoM is calculated using formula:
The FoM thus calculated is 25.38fJ/conversion step. 
DISCUSSION AND CONCLUSION
This work presented the design and simulation results of a 5 bit pipelined ADC with ENOB 4.69 working at 10 GSPS with average power consumption of 5.031mW. The drastic decrease seen in power consumption is due to the fact that CNFET requires 6 times less current than the CMOS counterparts for its working. Although it is generally advised to use sample and hold with a pipelined architecture, the ENOB performance without the use of sample-and-hold is still above 4.5 even at the Nyquist frequency. Because the sample and hold is not used between stages, there is additional harmonics generated which result in reducing the SFDR performance but the SFDR is still above 11dBc which can make the detection of the tone possible. The Table. 7 compares this work with some state-of-the-art works. As the CNFET technology is very new and still in its early stages of developments, there is no foundry which commercially manufactures CNFET ICs on a large scale and hence the foundry files for layout and post-layout simulation are yet to be made available by them. Hence the layout and post layout simulation of the ADC circuit is not done but it can be carried out in near future when foundry files become available. With the ERBW of 3GHz from 2 to 5GHz, this can be very effectively utilized for high speed communication applications in the ISM band with very low power consumption in the ADC.
